The semiconductor industry, although more than 50 years old, continues to rapidly change in numerous ways. Customers, or set makers, have become global players. They are moving design and manufacturing to places where it can be done most effectively or where resources are available. Increasingly, they outsource their manufacturing to electronics-manufacturing service providers. More and more, providers select the components themselves, leading to a new set of customers who tend to leave system architectures to the semiconductor's supplier.
Products have become more integrated. Designs integrate radio frequency and baseband functions on the same chip, based on the use of RF CMOS processes. This results in very compact and inexpensive solutions for wireless connectivity. Many new products realize functions through software running on the hardware, allowing silicon reuse and, thus, lowering costs. This software-driven functionality also offers flexibility and upgradability, even when systems are already in the field. It transforms silicon vendors into system solution providers that also sell the software. IC design increasingly depends on intellectual property (IP): predesigned and silicon-proven function blocks interconnected by buses or other communication channels. Providers are emerging to provide these IP blocks in hard, firm, or soft versions.
Moore's law has accelerated, leading to a new CMOS process generation with a smaller feature size every two years, instead of every three years, as was the case with previous generations. Semiconductor companies, still competitors in the marketplace, now cooperate in R&D and jointly build wafer fabs for production of new ICs, in an effort to control costs and risks. Some have given up wafer manufacturing altogether and become fabless. The most advanced process steps and the newest gates and interconnect materials often are the products of industry consortia, such as International Sematech (US) and Selete (Japan), or independent R&D institutes such as IMEC (Interuniversity Microelectronics Center, Belgium). This has led to a situation that some call coopetition.
These trends are not independent. Most are a response to the increasing cost of technology and the exponential growth in IC complexity. Some mutually reinforce each other. All these trends occur quickly and have a major impact on the semiconductor industry.
Design challenges
These trends have a major impact on design. IC design comprises several phases, starting from high-level system concepts to packaging and testing. Most trends I have mentioned influence most of these aspects. Figure 1 shows these various design phases and their mutual relations.
System-level design
Increasing integration and correspondingly higher levels of complexity make systemlevel design important. In the past, a chip was just a component of a system; today, a chip is a system in itself, with all the corresponding consequences:
• System-level architecting and architectural verification are now becoming part of IC design. These tasks require software tools to model and simulate the application, functional simulation tools to model the architecture, and a mapping tool to analyze the various system implementation options. Figure 2 shows how mapping and analysis feed into the design flow.
• Hardware-software codesign requires tools to trade off the costs, power dissipation, flexibility, and other aspects of realizing certain subfunctions in either hardware or software.
• High-level modeling provides the possibility to speed the simulation times from hours, or days (for cycle-and bit-true versions), to seconds, using high-level models. This accelerated simulation time is essential because designers must simulate the total application with sufficient and relevant data. For example, a video coding system can require up to about 10 12 clock cycles to simulate the final silicon, truly an impossible simulation task at today's clock speeds.
Platforms
When a company must design a variety of similar systems, it is advantageous to use the commonalities between different designs and build a template from which designers can derive individual designs. This is a common procedure in many industries. 1 For example, automobile manufacturers derive many different cars from a common template architecture, allowing the sharing of molds and common elements. With the digitization of consumer equipment and a multitude of standards for signal compression transmission protocols, a common platform seems very attractive. In these applications, a platform is a set of rules and guidelines for the hardware and software architecture, together with a suite of building blocks that fit into that architecture. The hardware rules have to do with building the chip: clocking schemes, power management, interface rules for the blocks, and the on-chip interconnect structure (buses, protocols, and so on). Software rules specify the intermodule communication (data transfer mechanisms) and general coding rules that allow reuse of software modules across applications. Philips Semiconductors' Nexperia and Texas Instruments' Open Multimedia Application Platform (OMAP) are examples of such platforms. They have a dual-processor approach in which an embedded CPU core (ARM or MIPS based) performs control functions and simple data processing. The second processor-a media core or DSP-handles streaming data, such as audio and video. Having different processors for the different types of data helps considerably in managing complexity and reducing power consumption, because designers can match the architecture of each processor to the tasks at hand. The real-time aspect of streaming data favors a very-long-instruction-word architecture that provides acceptable throughput within a limited power budget.
Platforms will become the dominant design paradigm for next-generation consumer applications, such as digital televisions (including high-definition TV options) or multimedia handsets. Such handsets would be for cell phones that incorporate speech recognition, cameras, and Internet access.
The intrinsic flexibility of platforms demands intrinsically flexible hardware implementations as well. A variety of reconfigurable hardware solutions are emerging; they allow the optimization of hardware implementations, either at design time (in embedded FPGAs, for example) or at runtime (in embedded reconfigurable processors such as those from Tensilica).
Multimillion gate design
Most semiconductor integrated-device manufacturers are about to release their 90-nm CMOS process node. At this node, chips can achieve a gate density of 400,000 gates/mm 2 . Now, assume you design a chip that is about 50 mm 2 ; typically half of this area will be memory. The remaining logic part will then have on the order of 10 million gates.
The design team will face an additional challenge in bringing the chip to market ahead of the competition: It must find a suitable platform. If a platform exists for the application, then that will do the job. If not, the team must use a design methodology based on the reuse of high-level functional blocks. The more traditional sea-of-gates logic synthesis method will usually break down in trying to synthesize these complex designs.
Although a whole new market for IP blocks has emerged, the industry must topple several barriers to effective introduction of IP-based design:
• Availability of standards. A consortium, the Virtual Socket Interface Alliance, aims to provide standards. However, with the need for a variety of design tools-including those for high-level synthesis; verification; simulation and physical design; and testing-the set of standards must be very comprehensive. It's also difficult to reach agreement on them. Hence, many large semiconductor companies have defined their own standard reuse environment and will adapt the IP blocks they acquire to comply with these standards. At Philips Semiconductors, we have created such a system, nicknamed CoReUse, and have introduced a full set of standards and guidelines for both IP and chip design. A comprehensive library of reusable blocks is available through a Web-based interface (the IP Yellow Pages). This has led to a large increase in the use of IP-based design.
• Business models. Liabilities and patent indemnification are major issues, but difficult to resolve. Some companies have seen that coming to the right conditions with an IP provider might take as long as designing the IP itself. The industry has established a consortium, the Virtual Components eXchange, to improve this process.
• Tools. The availability of high-level synthesis and composition tools is of paramount importance for IP-based design. Over time, the electronic design automation industry has come up with several solutions that address this topic.
• Management attention and incentives.
Reuse does not come naturally. In many cases, designers feel that they can better design a block themselves then obtain it from another department. Also, designing a block for reuse is more work than designing an application-specific block. Hence, a company must encourage such design for reuse with the appropriate incentives. Strong management participation in the process is of utmost importance.
• Service organization. Even if a good methodology exists and blocks are available, a company must set up an effective service organization. This service organization verifies that the IP complies with the chosen methodology; monitors and communicates the core's availability and status (in other words, that it is silicon proven); and maintains and supports the application.
Companies that have resolved all these issues have seen a large surge in IP reuse and have demonstrated the time and cost savings. Philips has nicknamed its design methodology Sea of IP, referring to the fact that it moves design upward, from the level of gates to that of IP.
Physical design
The multimillion-gate chips with their megabit embedded memories will comprise on the order of 100 million transistors. Although designers can solve the high-level design problems by using a platform or Seaof-IP approach, physical design still poses an enormous challenge. Effective physical design must account for the parasitic effects (such as voltage drops and capacitive coupling) of increasingly smaller interconnects, and gate leakage. The very low voltages of today's chips (1V is typical for the 90-nm generation) leads to low noise margins and a small dynamic range for the analog functions. Without expert knowledge, such chip designs usually take significant effort and often require several silicon spins. For that reason, there is a trend to outsource this part of design to specialist design groups, either internal to the company or from outside design services companies. These physical-design factories will become a new and important function in the industry.
RF design
Increased integration causes many functions to come together. A single chip design will thus likely combine RF and the digital baseband or data processing functionalities, which will surely require the use of CMOS. This integration has become possible because of the improved RF performance of CMOS, particularly if designers have paid special attention to this aspect when developing the CMOS process. There still remains a tradeoff between maximum integration and optimizing the process technology for each function. It might therefore be advisable to consider various options, including multichip packaging, in which designers can choose the optimal technology for each function in terms of performance, power dissipation, voltage range, and cost.
Many chips use a combination of functions, each requiring an RF front-end and baseband processing. A typical example would be a cell phone with a Bluetooth module and global positioning system for location-based services. In such a case, it is presumably a much better choice to integrate all the RF parts on one bipolar chip (built with silicon germanium) and combine the baseband functions on another low-power CMOS chip. Not only does this partitioning provide the best technology for each function, but it also lets the designer split the design between RF function and digital specialists that each does the best job on their part of the system.
Other areas
These advanced chips also present challenges in other areas. Just as designs are increasingly integrated, so too is the total packaging of a product, which includes software, prototyping, test, and packaging concerns.
Software
Achieving the reuse of hardware blocks doesn't mean a company has fully exploited reuse. Many ICs contain programmable elements, such as embedded CPUs or DSPs, which use a lot of software. This software ranges from device drivers to operating systems, realtime kernels, middleware, and application programs. A reuse methodology, in which designers built software from reusable modules, can considerably reduce the design costs and time to market. Philips Semiconductors has developed a software reuse methodology called MoReUse that mimics the hardware reuse methodology as much as possible. It delivers the software modules through the same Web-interface as the hardware blocks, facilitating total system design.
Software could become the next bottleneck in system-on-a-chip design because the amount of software-for applications like multimedia cell phones, PDAs, and digital televisions-is increasing exponentially, while the efficiency of software design is not keeping pace.
Rapid silicon prototyping
As indicated in the introduction, true system simulation will require an astronomical number of clock cycles. One hour of video at 25 frames/second and one million samples/ frame (as in high-definition TV) will require the processing of 10 11 samples. A DSP algorithm that has 100 operations/sample will therefore require 10 13 operations, significantly beyond any simulation capability. Yet, testing the functionality of complex video systems requires this high amount of data, because some system errors come to light only after tediously trying various system conditions.
The best and fastest way to debug an algorithm is by testing it on real silicon, but that is a chicken-and-egg problem: You must manufacture the IC to test the algorithm, but you don't want to manufacture the IC until you know the algorithm works well on it. The solution is again a design based on a platform or Sea of IP. In either case, you can manufacture one or a few prototyping chips, based on an over-designed platform instance or by putting a lot of IP blocks on the same chip so that you can design the final chip by decomposing the unneeded elements. Usually, such a strategy requires more than one prototype chip. Because the design links the IP through well-defined buses, designers can find a solution by linking the various chips through bridges (for the control buses) and tunnels (for high speed). A bridge has modest speed but no latency, while a tunnel is a high-speed bus, but introduces a latency of several clock cycles. Because the latter usually carries streaming data, it's usually easy to cope with this latency.
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Philips Semiconductors has designed tunnels with a throughput of more than 400 MHz, which permits silicon verification of a total system before designing the final chip. Figure 3 depicts a typical prototyping system. After verification of the hardware and software, the final silicon design is easily derivable from the prototyping chips' databases by deleting the unused blocks, the bridges, and the tunnels.
Test
Companies must also test these multimillion gate chips, and test presents several bottlenecks:
• Because chips run at increasingly higher speeds, delay faults are becoming increasingly important. Such faults, however, are not measurable using traditional static tests.
A working group has derived a new test method from the IEEE Standard 1194 method developed for testing the interconnections on complex boards. 2 The new method uses scan or self-test for the individual IP blocks and scan test to check the interconnects on the chip. The IP designer must supply IP test programs, and the test methodology must be an integral part of the reuse methodology. The IP (self) test can then account for specific fault models that are relevant to that particular block. A hierarchical test tool will compile the final test program on the basis of individual IP test vectors and the scan-based interconnect test. A rigorous design-for-test methodology, although consuming additional silicon area, is mandatory for chips of today's complexity.
As mentioned, tests for the individual IP blocks must tackle different defects than tests for traditional chips. Effective tests require continuous research to characterize these defects, implying innovative techniques and tools for (electrical) failure analysis.
At the same time, it is evident that the test not only determines whether a die is good or bad, but it also increasingly plays a key role in analyzing low yield. It does so by feeding (statistical) test data back to the wafer fab, designer, and IP providers.
Packaging
As already alluded to, rather than integrating all functions on a single chip, it might be better for performance, power dissipation, and costs to combine several chips in a single package. In addition to these advantages, a module package will also allow the integration of passive components (coils, resistors, and large capacitors) and other functions (for example, bulk acousticwave filters or antennas). Figure 4 shows examples of highly integrated devices in a single package. Balancing a SOC's possibilities and cost of integration with those of multichip modules is difficult, because it must account for the full cost of ownership for any particular solution.
T he continuous improvements in process technology prod industry to speculate on the emergence of a design gap that might remain unmatched by improvements in design efficiency. If you look at the challenges described here, you might believe that such a design gap is emerging again. However, as I've written before, this industry has been able to cope with the exponential improvements in process technology by creating new design paradigms. 3 These paradigms typically provide a stepwise improvement in design efficiency. The concepts mentioned here-high-level system design, platforms, and Sea-of-IP-all have their basis on high-level reuse methodologies and will offer such new paradigms.
The question remains: Do consumers need these products and the underlying technologies that make them possible? I have given that answer before in the form of what I call "the logarithmic law of usefulness." 3 This law, in its most simple form, states that the perceived usefulness of any new product is an underlying technology's logarithmic function. As a consequence, industry will need all the new design concepts that I discuss here. It is these new concepts that help create products with exponentially more-complex functions and features, but, because of this law, they will only lead to a linear-and therefore, minimally acceptable-increase in the perceived usefulness of these products. 
